Formal Verification Engineer

Key Qualifications

• Excellent graduates from leading universities
• Analytical thinking
• Highly motivated.

Description
In this role you will be responsible for developing mathematical proofs using model checking tools, to find RTL(Verilog) bugs or prove their absence .

Education & Experience
B.Sc. in Computer Science, Electrical/Computer Engineering, M.Sc/PhD Mathematics